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Abstract 
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The demands for lowvoltage and low-power integrated circuits have 
an enormous impact on the dynamic range of amplifiers. On the up side, 
the dynamic range is lowered because of the lower input signal voltages. 
On the down side, it is reduced because of the larger noise voltages due to 
the smaller supply currents. In order to maximize the dynamic range, a 
lowvoltage amplifier must be able to deal with signal voltages that extend 
from rail-to-rail. 
This thesis presents the design of a single stage operational 
transconductance amplifier with a rail-to-rail constant transconductance 
input stage. A new constant-gm bias circuit architecture is proposed and 
successfully implemented. It is fabricated in low-cost commercial CMOS 
0 . 6 阿 process. We have found that the measurement results show good 
conformity with the simulation results. The OTA is designed to work at a 
3V supply voltage. 
The proposed architecture can achieve a constant overall 
transconductance over the whole common mode range with only 6.54% 
i 
variation. To the best of our knowledge, this is the lowest variations of gm 
ever reported for CMOS op amp operating in saturation region. The total 
harmonic distortion is only 0.033% which is smaller than the conventional 
architecture. 
The circuit area is only 212|im x 120|Lim and the power consumption is 
only 0.85mW. Even this is just a single stage OTA but we still can achieve 





















I am grateful to my supervisor, Professor Chan Cheong Fat, for his 
patient guidance in these few years. He has given me much invaluable 
opinions and encouraged me on this project. 
I also want to express my gratitude to the ASIC Laboratory 
technician, Mr. Yeung Wing Yee and my colleagues, Miss. Hon Wei, Mr. 
Hon Kwok Wai, Mr. Cheng Wnag Chi, Mr. Leung Lai Kan, Mr. Ho Kin Pui 
and Mr. Leung Pak Keung in the Chinese University of Hong Kong. 
Finally, special thanks are given to my friends Mr. Leung Pak Keung, 
Mr. Leung Chi Shuen, Mr. Tsange Wei Mong and Mr. Yau Chi Kit for 
their encouragement, support and sharing fun and experience with me in 
this two postgraduate years. 
iv 
Table of Contents 
Abstract i 
Acknowledgement iv 
Table of Contents v 
List of Figures ix 
List of Tables xiii 
Chapter 1 Introduction 1 
1.1 Overview 1 
1.2 Significance of the research 2 
1.3 Objectives 3 
1.4 Thesis outline 4 
Chapter 2 Background theory 5 
2.1 Introduction 5 
2.2 Electrical properties of MOS transistors 5 
2.2.1 Strong inversion 5 
2.2.2 Weak inversion 6 
2.2.3 Moderate inversion 8 
2.2.4 The transistors biased in this work 8 
2.3 Rail-to-rail signals 8 
2.4 Rail-to-rail operational amplifier 10 
2.4.1 Rail-to-rail differential input pairs 10 
2.4.1.1 Principle 10 
2.4.1.2 Two stage operational amplifier 13 
2.4.2 Folded-cascode gain stage 14 
2.5 The nature of operational amplifier distortion 16 
V 
2.5.1 The total harmonic distortion 17 
Chapter 3 Constant transconductance rail-to-rail input stage ..20 
3.1 Introduction 20 
3.2 Review of constant-gm input stage 20 
3.2.1 Rail-to-rail input stages with current-based gm control. 20 
3.2.1.1 gm controlled by three-times current mirror ...21 
3.2.1.2 gm controlled by square root current control...23 
3.2.1.3 gm controlled by using current switches only.. 25 
3.2.2 Rail-to-rail input stages with voltage-based gm control" 28 
3.2.2.1 gm controlled by an ideal zener diode 28 
3.2.2.2 gm controlled by two diodes 30 
3.2.2.3 gm controlled by an electronic zener 31 
3.3 Conclusion 32 
Chapter 4 Proposed constant transconductance rail-to-rail 
input stage 34 
4.1 Introduction 34 
4.2 Principle of the conventional input stage 35 
4.2.1 Translinear circuit 35 
4.3 Previous work 36 
4.3.1 Input bias circuit 36 
4.3.2 Weak inversion operation 38 
4.3.3 Power up problem 43 
4.4 Operational transconductance amplifier with proposed input 
biased stage 47 
4.4.1 Proposed input biased stage architecture 47 
4.4.2 Proposed input biased stage with 2 gm control circuits ..50 
vi 
4.4.3 OTA with proposed input biased stage 51 
Chapter 5 Simulation Results 54 
5.1 Introduction 54 
5.2 DC bias simulation 54 
5.2.1 Total transconductance variation 54 
5.2.2 Power consumption 56 
5.3 AC simulation 56 
5.3.1 Open-loop gain 57 
5.3.2 Gain-bandwidth product 59 
5.3.3 Phase margin 59 
5.4 Transient simulation 60 
5.4.1 Voltage follower 60 
5.4.2 Total harmonic distortion 62 
5.4.3 Step response 65 
5.5 Conclusion 67 
Chapter 6 Layout Consideration 68 
6.1 Introduction 68 
6.2 Substrate tap 68 
6.3 Input protection circuitry 69 
6.4 Die micrographs of the OTA 71 
Chapter 7 Measurement Results 74 
7.1 Introduction 74 
7.2 DC bias measurement results 74 
7.2.1 Total transconductance variation 74 
7.2.2 Power consumption 77 
7.3 AC measurement results 78 
vii 
7.3.1 Open-loop gain 78 
7.3.2 Gain-bandwidth product 81 
7.3.3 Phase margin 81 
7.4 Transient measurement result 82 
7.4.1 Voltage follower 82 
7.4.2 Total harmonic distortion 85 
7.4.3 Step response 87 
7.5 Conclusion 88 
Chapter 8 Conclusion 90 
8.1 Contribution 90 
8.2 Further development 91 
Chapter 9 Appendix 92 
Chapter 10 Bibliography 94 
VI11 
Chapter 1 Introduction 
List of Figures 
Figure 1.1: Rail-to-rail input stage 2 
Figure 2.1: Inverting amplifier 9 
Figure 2.2: Non-inverting amplifier 9 
Figure 2.3: Common mode input range of a rail-to-rail input stage 11 
Figure 2.4: Transconductance of a rail-to-rail CMOS input stage as a 
function of the common mode input voltage 12 
Figure 2.5: A block diagram of a two stage op amp 13 
Figure 2.6: Small signal model of a two stage op amp 13 
Figure 2.7: Block diagram of the one stage op amp used 14 
Figure 2.8: Rail-to-rail input stage 15 
Figure 2.9: Self-biased complementary folded-cascode gain stage 16 
Figure 2.10: Unity gain connected op amp 17 
Figure 2.11: frequency spectrum shows the individual harmonics 19 
Figure 3.1: Rail-to-rail input stage with gm controlled by two three-times 
current mirrors 22 
Figure 3.2: Rail-to-rail input stage with gm controlled by a square root 
circuit 24 
Figure 3.3: Rail-to-rail input stage with gm controlled by current switches 
only 26 
Figure 3.4: Rail-to-rail input stage with gm controlled by an zener diode 29 
Figure 3.5: Rail-to-rail input stage. The zener is implemented by means of 
two diodes. 30 
Figure 3.6: Rail-to-rail input stage with gm control by an electronic zener 
32 
ix 
Chapter 1 Introduction 
Figure 4.1: Translinear circuit - square root current control 35 
Figure 4.2: A constant-gm bias circuit using constant bias currents 37 
Figure 4.3: Vgs4 as a function of Vcm, showing the effect of weak inversion 
40 
Figure 4.4: Simulation results of the differential pair currents, showing 
the effect of weak inversion 41 
Figure 4.5: Simulation results of the differential pair transconductance, 
showing the effect of weak inversion 41 
Figure 4.6: Input bias circuit overcome the weak inversion problem 42 
Figure 4.7: The drain current of Mg for the Vcm is 1.5V when power up 44 
Figure 4.8: The drain current of Mg for the Vcm is -1.5V when power up 45 
Figure 4.9: Constant-gm bias circuit with switch M12 added to prevent the 
power up problem 46 
Figure 4.10: The drain current of Mg with switch M12 for the Vcm is 1.5V 
when power up 47 
Figure 4.11: Block diagram of a conventional current control input bias 
stage 48 
Figure 4.12: Proposed architecture of the input stage 49 
Figure 4.13: The proposed input bias circuit with using 2 gm control circuit 
50 
Figure 4.14: The full schematic diagram of the OTA 52 
Figure 5.1: The drain current of the input pairs over the common mode 
range 55 
Figure 5.2: The transconductance of the input pairs over the common 
mode range 55 
Figure 5.3: The frequency response of the OTA with Vcm equal to OV 57 
X 
Chapter 1 Introduction 
Figure 5.4: The open-loop gain of the OTA over the common mode range 
58 
Figure 5.5: The gain-bandwidth of the OTA over the common mode range 
59 
Figure 5.6: The phase margin of the OTA over the common mode range 60 
Figure 5.7: The transient response of the OTA in voltage follower 
configuration with a IVp.p lOOkHz sine wave 61 
Figure 5.8: The input and output voltage characteristics of the voltage 
follower 62 
Figure 5.9: The total harmonic distortion (i) upper one is input signal，(ii) 
lower one is the output signal 64 
Figure 5.10: The rising step response 65 
Figure 5.11: The falling step response 66 
Figure 5.12: The overshoot of the step response 66 
Figure 6.1: Wafer cross-section diagram in AMS CMOS CUP 0.6^m 
Process 68 
Figure 6.2: Layout of a substrate tape 68 
Figure 6.3: The physical layout of the I/O pad I0A5P 69 
Figure 6.4: The schematic diagram of the I/O pad I0A5P 70 
Figure 6.5: Micrograph of the die 71 
Figure 6.6: Micrograph of the OTA with ESD pad 72 
Figure 6.7: Micrograph of the OTA 73 
Figure 7.1: The schematic of measuring the drain current 75 
Figure 7.2: The drain current of the input pairs over the common mode 
range 75 
Figure 7.3: The transconductance of the input pairs over the common 
xi 
Chapter 1 Introduction 
mode range 76 
Figure 7.4: The results of the measurement and simulation on the gmT 77 
Figure 7.5: Test circuit for open-loop gain measurement 78 
Figure 7.6: The circuit board for the open-loop gain measurement 79 
Figure 7.7: The frequency response of the OTA with Vcm equal to OV 80 
Figure 7.8 : The open-loop gain of the OTA over the common mode range 
80 
Figure 7.9: The gain-bandwidth of the OTA over the common mode range 
81 
Figure 7.10: The circuit board of the voltage follower 82 
Figure 7.11: Experimental setup for the transient response 83 
Figure 7.12: The transient response of the OTA in the voltage follower 
with a O.SVp-p lOOkHz sine wave 84 
Figure 7.13: The input and output voltage characteristics of the voltage 
follower 84 
Figure 7.14: The transient response of the OTA in the voltage follower 
with a 0.59Vp.p 1.68MHz sine wave 85 
Figure 7.15: The measurement result of total harmonic distortion with a 
input 0.2Vp-p lOOkHz sine wave 86 
Figure 7.16: The overshoot of the step response 87 
Figure 9.1: Micrograph of the chip with bonding wires 92 
Figure 9.2: The full schematic diagram with physical sizes of the OTA 93 
xii 
Chapter 1 Introduction 
List of Tables 
Table 3.1: Summary of the tail currents over the common mode range 23 
Table 3.2: Summary on the properties of the different input stages 33 
Table 5.1: The harmonic distortion of the voltage follower 63 
Table 5.2: Specifications of the single stage OTA with proposed 
architecture 67 
Table 7.1: The equipment used in the experiment 74 
Table 7.2: The harmonic distortion of the voltage follower 86 
Table 7.3: The slew rate comparison between simulation and 
measurement both with a lOpF load 88 
Table 7.4: Specifications of the single stage OTA with proposed 
architecture 89 
xiii 
Chapter 1 Introduction 
Chapter 1 Introduction 
1.1 Overview 
We have been targeting to reduce the supply voltage and power of 
mixed analog-digital integrated circuits for the past ten years. The 
maximum allowable power supply voltage is reduced from 5V to 3.3V. This 
is primarily due to the increasing demand of battery powered electronics, 
and a continuing down-scaling of device sizes [1] [2 . 
The low-voltage and low-power digital circuits, on the one hand, can 
easily obtain good processing qualities, such as high accuracy and good 
signal-to-noise ratio [3]. In addition，the size of digital circuit drastically 
reduces with smaller features sizes. On the other hand, low-voltage and 
low-power analog circuits with good processing qualities are more difficult 
to obtain. For instance, the dynamic range of an operational amplifier 
substantially decreases when the supply voltage is reduced. Furthermore, 
analog circuits cannot be designed using minimum size devices, for 
reasons of gain, offset, noise etc. As a consequence, the chip area of analog 
circuits cannot be drastically reduced with smaller feature sizes. 
The low-voltage and low-power demand has an enormous impact on 
the dynamic range of an amplifier. On the up side, the dynamic range is 
lowered because of the lower input signal voltages. On the down side, the 
dynamic range is reduced because of the larger noise voltages due to the 
smaller supply currents. In order to maximize the dynamic range, a 
low-voltage amplifier must be able to deal with signal voltages that extend 
from rail-to-rail. This thesis is focused on the design of 3V operational 
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transconductance amplifier (OTA) with a rail-to-rail constant 
t r a nsco n d uct a nee input stage. The simplest way lo obtain rail-io-rail 
input statje is to place an N-channel and a F-channel differential pairs in 
paral le l�I j as infiicaie(i in Fi卯iv 1.1. 
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Chapter 18 Introduction 
the MOS transistor parameters, thus the time constant is not as accurate 
as in op amp based SC-filters. 
The significance contribution of this research is a new circuit design 
technique which enables rail-to-rail operation without any performance 
degradation on gm. 
1.3 Objectives 
In this project， design and implementation of operational 
transconductance amplifier (OTA) with constant gm input stage is 
designed and demonstrated. 
The following are the design criteria: 
• Operating at supply voltage 3V - as 3.3V power supply will 
be a standard for commercial digital integrated circuit, this 
op amp should be operated at 3V (assuming 10% error). 
• Rail-to-rail input range - the dynamic range of op amp is 
limited by the input range, so a rail-to-rail input range is 
needed to maximize the dynamic range. 
• Constant overall transconductance (gmT) of the input stage -
a rail-to-rail input stage suffers from a large variation (about) 
100% of the gmT across the input common-mode range. This 
makes it difficult to optimize the compensation network, so a 
constant gmT input stage is needed. 
• lOpf loading capacitance - the value of load capacitance will 
affect the maximum operating frequency of the OTA. Thus, 
we have assumed a maximum load capacitance of lOpf. 
3 
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• The OTA should operate in strong inversion - for a given 
drain current and device geometry, weak inversion mode is 
attractive when minimal offset voltage is important, whilst 
strong inversion mode must be used where high speed and 
high gain are required. 
• Low total harmonic distortion (THD) - THD is the easiest 
way to look at the effect on the variation of gmT at the voltage 
follower configuration. 
1.4 Thesis outline 
The operating principle and background theory of MOS transistor and 
rail-to-rail op amp are discussed in Chapter 2，followed by the needs and 
problems caused by the rail-to-rail op amp. 
Chapter 3 will give an overview of different published architectures on 
the transconductance control circuit. The principles and performance of 
different architectures will be presented. 
In chapter4, the basic principle of using translinear loop to control the 
overall transconductance will be presented. After that it will be the 
principle of the proposed architecture. Chapter 5 will cover all the 
simulation results of the proposed OTA. 
Chapter 6 will discuss the layout issues. All the measurement results 
of the proposed OTA will be given in chapter 7. 
Finally, Chapter 8 will give a concise conclusion of the research and 
contributions . The appendix and bibliography are put in chapter 9 and 10 
respectively. 
4 
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2.1 Introduction 
In this chapter, the electrical properties of MOS transistor will be 
discussed which is used to explain the reason of choosing the operation 
region of the MOS transistors of this project. The needs for rail-to-rail 
input range will be analyzed. A conventional rail-to-rail input stage and 
the problems associate with it will be presented. At the end of this chapter, 
the nature of op amp distortion will be focused. 
2.2 Electrical properties of MOS 
transistors 
Gate-source voltage is the most important electrical property of an 
MOS transistor for low voltage design, because it determines the 
minimum supply voltage of the amplifier and the transconductance of the 
transistor. 
2,2.1 Strong inversion 
A MOS transistor is operating in strong inversion region when its 
gate-source voltage is larger than the threshold voltage. 
M 水 I (2.1) 
In this region the transistor (both nmos and pmos) saturates when 
5 
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W （2.2) 
where Vds and Vth are the drain-source voltage and the threshold voltage, 
respectively. The drain-source voltage at which a transistor begins to 
saturate is called the saturation voltage, Vdsat. 
In saturation, the relation between the drain current, Ids and the 
gate-source voltage, Vgs is expressed by [8: 
I - 1 妒 ⑷ ox (y _ y ) 2 (2.3) 
If 2 L ( / ^V^ 
Where |li is the mobility of the charge carriers, Cox is the normalized oxide 
capacitance, Vgs is the gate-source voltage, and VT is the threshold voltage. 
W and L are the width and the length, respectively. The parameter © 
models the effect of the gate electrical field, while ^ expresses the effect of 
the source-drain electrical field. Typical values o f © and ^ are 0.1 V-i and 
0.3 |am/V，respectively [9:. 
A key small-signal parameter of a MOS transistor is the 
transconductance. It can be determined by differentiating the drain 
current of a transistor with respect to the gate-source voltage. 
. = k u C - / (2.4) 
〜印^OX L d 
The gm of the transistor can be increased by increasing the W/L ratio 
and the drain current. In this way, the transconductance increases with a 
factor n. 
2,2.2 Weak inversion 
A MOS transistor operates in weak inversion region, or subthreshold 
region, when its gate-source voltage is slightly below the threshold 
6 
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voltage. 
In this region, the transistor saturates when 
厂论 >3 to 4 (2.6) 
where Vtm is the thermal voltage, kT/q，which is about 25 mV at room 
temperature. In general, the saturation voltage of a MOS transistor 
operating in weak inversion is lower than that of a device working in 
strong inversion. 
In the saturation region, the relation between the drain current and 
the gate-source voltage of a MOS transistor operating in weak inversion 
can be described by [10: 
^ (2.7) 
Where n is the weak inversion slope factor and Is is the specific current, 
which is given by 
Is=2nMCoxK 工 (2.8) 
Typical values of Is are between 2 nA to 200 nA [10 . 
The transconductance of a MOS transistor operating in weak 
inversion is given by 
je (2.9) 
We can conclude from this formula that gm of a MOS transistor operating 
in weak inversion only depends on the drain current. If a transistor 
requires a larger transconductance, the drain current of the transistor has 
to be increased. However, if the drain current is increased too much, the 
transistor ends up in strong inversion. Although the transistor can be kept 
7 
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in weak inversion by increasing the W/L ratio, however, increasing W/L 
will also increases the parasitic capacitances of the device, that will reduce 
the bandwidth of the circuit. 
2.2.3 Moderate inversion 
In practice, there is a smooth transition region between weak and 
strong inversion regions, which is called moderate inversion. By 
approximation, the transistor is in moderate inversion region when the 
drain current is between l/8Is and 8Is [11:. 
\ls<Id,幻 s (2.10) 
2.2A The transistors biased in this work 
In this work, all the transistors，including the input differential pairs, 
are biased in the strong inversion region. It is because this provides the 
largest voltage gain for a given drain current and device geometry. 
2.3 Rail-to-rail signals 
In this thesis, we want to have a rail-to-rail input stage so as to 
maximize the common mode input range. This will be discussed, 
employing two widely used op amp applications, the inverting and the 
non-inverting feedback configuration. 
8 




@ V i n ^ ^ ^ ^ ^ ^ P ^ V � . 
__ 丁 VCM 
Figure 2.1: Inverting amplifier 
Figure 2.1 shows an inverting amplifier, with a gain of 
A. = (2.11) 
V R 
^ in 八 1 
The demand on common mode input voltage range is more relaxed. This 
range can be small because the positive input of the amplifier is biased at 
a fixed voltage. Although, this input VCM can be biased at any voltage, it is 
usually biased at half of the supply voltage to maximize positive and 





Figure 2.2: Non-inverting amplifier 
9 
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Figure 2.2 shows another frequently used application, an amplifier 
connected in a non-inverting feedback configuration. In system design, 
this configuration is frequently used for buffering or signal amplification. 
The non-inverting feedback amplifier has a gain of 
A . + i (2.12) 
non-inv jr D 
^in 尺 1 
The demand on the common mode input range are less relaxed than the 
inverting amplifier. Since the input is connected to the positive terminal 
thus the common mode voltage is equal to the input signal. Assuming the 
output voltage can swing from rail to rail, we can calculate the maximum 
common mode input voltage 
y = 厂 - ^ ^ D p - ^ s s (2.13) 
CM J . 
non-inv non-inv 
It can be concluded that the common mode input range has to increase 
when the gain decreases. In the limiting case，the non-inverting amplifier 
operates with a gain of one, thus, the input common mode voltage must 
equal to V D D - V S S . 
2.4 Rail-to-rail operational amplifier 
2.4,1 Rail-to-rail differential input pairs 
2.4.1.1 Principle 
The input stage of a rail-to-rail amplifier is shown in Figure 2.3. The 
circuit requires both N-channel and P-channel input stages to achieve full 
rail-to-rail operation [12]. 
10 
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牛 VDD牛 牛 
�f Ip Vdsat 
I P ^ Vdsat |Vcm| \ycm\ 
？ J ^ 
Vsgp ^ • ^ ^ ^ ^ ^ Vsgp 
，Md X 1 bi , — + — = — 
Vgsn Vgsn 
• • — ’ �V - , • |V"°| |V"n| 
V In Vdsat 
y Vss+ ^  
Figure 2.3: Common mode input range of a rail-to-rail input stage 
The N-channel input pair is able to reach the positive supply rail 
while the P-channel one can operate at the negative supply rail. In order 
to ensure a full rail-to-rail common mode input range, the supply voltage 
of the rail-to-rail input stage must satisfy the following condition: 
(2.14) 
The common mode input voltage range can be divided into the following 
three operating regions: 
• Low common mode input voltages: only the P-channel input 
pair is operating. 
• Intermediate common mode input voltages: both P-channel 
and N-channel input pairs are operating. 
• High common mode input voltages: only the N-channel input 
pair is operating. 
11 
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200 
180 - ^ ^ 
160 - JT - • - g m p 
140 - / \ ’ n 
广 / \ -gmT 
二 100 - J • ^ 
6 0 -
40 - V 
20 \ 
0 —^  乂 • • • • 
-1.5 -1 "0.5 0 0.5 1 1.5 
Vcm/V 
Figure 2.4: Transconductance of a rail-to-rail CMOS input stage as a function of the 
common mode input voltage 
Figure 2.4 shows the simulated transconductance gm of the input stage 
operating between +/-1.5V. For low common mode input voltage (i.e. 
from -1.5V to -0.9V), as only the P-channel pair is on so the gm of 
N-channel is nearly zero. On the other hand for the high common mode 
input voltage (i.e. from 0.9V to 1.5V), as only the N-channel pair is on so 
the gm of P-channel is nearly zero. In intermediate common mode input 
voltage, both pairs operate at the same time so the overall 
transconductance gmT (by equation (2.15)) is almost double when compare 
to only one pair is operating. 
mT 一 Smn Smp ^^^ 
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2.4.1.2 Two stage operational amplifier 
A block diagram of an ideal op amp model and a small signal model 
are in Figure 2.5 and Figure 2.6. The input resistance Rin is considered to 
be infinite and the input signal Vin 二 V+ - V-. 
C c 
Figure 2.5: A block diagram of a two stage op amp 
V + V o l Cc 
O I I O V o 2 
f L i L 1 I 
o  
V -
Figure 2.6: Small signal model of a two stage op amp 
We can derive the following op amp characteristics. 







Where Av is the signal gain, Pi and P2 are the first (dominant) and the 
13 
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second poles, and Zi is the right hand plane zero. Assuming that P2 is 




In order to maintain a sufficient amount of phase margin, P2 must be 
placed at about two and half times cou. In other words, for a given gmi and 
P2, Cc should be chosen such that cOu 二 P2/2.5 to maximize the op amp 
gain-bandwidth while maintaining a good op amp performance. All this 
would be possible provided that gmi is constant regardless of the value of 
the large signal, VCM. However, we have shown in the previous section 
that gmi can change by as much as 100% for a rail-to-rail op amp. From the 
equations (2.16) - (2.20)，we know that gmi affects many op amp 
performance criteria. Thus, it is very important to design an op amp with a 
constant gmi. 
2A.2 Folded-cascode gain stage 
In order to achieve a high gain one stage op amp, we can use the 
folded-cascode architecture. The block diagram of the one stage op amp is 
shown in Figure 2.7. 
— ~ • 
Rail-to-rail ^ Folded-cascode 
input stage ^ gain stage 
• 
Figure 2.7: Block diagram of the one stage op amp used 
14 
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I K VDD 
一 M 3 a 
• 
” I p • 
Vin. M ^ J J L 
O Ml Mia — — O 
h h r r 
- I n •  ^ 
— I m s 
V Vss 
Figure 2.8: Rail-to-rail input stage 
The rail-to-rail input stage is shown in Figure 2.8, where Mi Mia and 
M2 M2a are the input pairs to achieve rail-to-rail, and M3 Msa providing dc 
bias for the input pairs. Instead of using a conventional folded-cascode 
gain stage, a self-biased complementary folded-cascode stage[13] is used 
as shown in Figure 2.9. The advantage of this configuration is that no 
external bias network is needed, and it is fortunate to apply this design at 
3V supply. 
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Figure 2.9: Self-biased complementary folded-cascode gain stage 
2.5 The nature of operational 
amplifier distortion 
Numerous practical limitations introduce distortion in an op amp. The 
nonlinear transfer characteristics of transistors, the voltage coefficients of 
junction capacitances, the hyperbolic responses of differential stages, 
thermal feedback, and other effects produce distortion. Fortunately, the 
feedback circuit of the op amp expresses most of these unwanted effects. 
We cab easily calculated an input-referred error，and knowing this 
input-referred error for a given op amp permits the prediction of output 
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Figure 2.10: Unity gain connected op amp 
The voltage follower (Figure 2.10) demonstrates the input-referred 
error. The input signal Vin produces an approximately equal output signal 
Vout plus an differential input error signal Vid. For this circuit, a simple 
loop equation locates any distortion introduced by the op amp through 
= � „ - � (2.21) 
As trivial as this equation seems，it demonstrates the concept of 
input-referred error. Distortion introduced by the op amp produces a 
difference between the follower's input and output signals. This equation 
states that the output signal Vout remains a replica of the input signal Vin 
plus an input error signal Vid. Thus Vid must include all distortions 
introduced by the amplifier. 
2.5.1 The total harmonic distortion 
The easiest way to see the effects of non-constant transconductance 
(gmT) on the circuit is to look at the total harmonic distortion (THD) [14] 
consider the unity gain connected op amp (Figure 2.10). If VIN = AM sin 
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(2000cot) is applied to the positive input terminal of an op amp with a 
direct feedback from the output terminal to the negative input terminal. 
This input voltage is the common mode input voltage which affects gniT 
(Figure 2.4). Let the gain of the op amp be given by 
A^in)-gmT(yin)Ro (2.22) 
Where Ro is the output resistance. Then the output voltage is given by 
= (2.23) 
This can be expanded into 
where the coefficients F’(0)，F"(0)/2, etc. are used to determine THD，and 
they can be easily calculated as follows. 
F(0) = 0 (2.25) 
广 = (2.26) 
1 + ^(0) 
F"(0)= 2 趣 (2.27) 
(1 +成 0))2 
參 
Note that since the ideal expression for the output voltage is v �二 Vin， 
A(0) should be as large as possible. Moreover, in order to minimize the 
distortion caused by input voltage, op amp gain A(0) must be much larger 
than A，(0) and the other higher derivatives; in other words，the more 
constant A(vin) or gmT(Vin) becomes, the less distortion the input stage 
would cause. 
The total harmonic distortion (THD) is defined as 100% times the rms 
sum of all distortion harmonics (Figure 2.11) divided by the rms value of 
the signal fundamental. In equation form, 
18 
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THD = ^ X100% 
五1 
Here Ei represents the fundamental and E2 through En represent the 
harmonics. In each case, the capital letter E represents the rms value of 
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Figure 2.11: frequency spectrum shows the individual harmonics 
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In last chapter, we have discussed about the problems of rail-to-rail 
input stage. This chapter starts with a review of different types of CMOS 
rail-to-rail constant-gm input stage topologies. 
3.2 Review of constant-gm input stage 
We will give a brief review of some of the common CMOS rail-to-rail 
constant-gm input stage architectures in this section. As the method of 
constant-gm control is dependent on the operation region of the input pairs, 
thus only the methods with constant-gm control input stage operating in 
strong inversion will be discussed. 
3.2.1 Rail-to-rail input stages with current-based 
gm control 
The overall transconductance gmT of an input stage is shown in 
equation (3.1)，if the input stage is operating in strong inversion 
saturation region, then the gmT can be defined as shown in equation (3.2). 
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Sml ~ Smn Smp ^ ^ 
I f W ) I fW) 
V Jn V Jp (3.2) 
Where |Lin and }ip are the mobility of electron and hole, Cox is the oxide 
capacitance per unit area, Kn and Kp are the transconductance parameters, 
which are constant for a given W/L. As a result, if we want to keep gmT 
constant, then it is equivalent of keeping •^ /T^  + -yj^ constant. 
3.2.1.1 gm controlled by three-times current 
mirror 
The transconductance of an rail-to-rail input stage operating in strong 
inversion can be made constant by keeping the sum of the square roots of 
the tail currents of the complementary input pairs constant, as shown in 
the following equations 
芯 + 芯 ( 3 . 3 ) 




A brute-force implementation of equation (3.3) is applied to the rail-to-rail 
input stage as shown in Figure 3.1 [15][16]. The input stage consists of a 
rail-to-rail input stage, M1-M4. The gm of this input stage is regulated by 
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means of two current switches, M9 and Mio，and two current mirrors, 
M5-M6 and M T - M S , each with a gain of three. 
VDD “ 
, 1 : 3 J ^ � 
(T)w 
— — + • 
—it — • 
Ml M2 
r^ y r^ — y+  
M 9 L _ M 3 M 4  
"—I Mio —— H n n I 
“ “ • 
Vb2 L J 7S ^ 
T m T i i ~ ~ | [ m 8 t V b i {n^-f 
r 1 : 3 n 
去Vss 
Figure 3.1: Rail-to-rail input stage with gm controlled by two three-times current mirrors 
In the middle of the common mode input range both current switches 
are off. The result is that the complementary input pairs are biased by a 
current of Iref. And thus the tail currents obey equation (3.3). 
If the common mode input voltage decreases below Vbi，the current 
switch, Mio, takes away the tail current of the N-channel input pair and 
feeds it into the current mirror Ms-Me. Here it is multiplied by a factor 
three and added to the tail current of the P-channel input pair. The result 
is that the tail current of the P-channel input pair is equal to 4Iref. Since 
the tail current of the N-channel input pair is zero in this part of VCM, 
equation (3.3) is fulfilled. Similarly, it can be explained that, for large 
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common mode input voltages, the gm control regulates the tail current of 
the N-channel input pair at a value of 4Iref. The summary of the tail 
currents over the whole common mode input voltage range is shown in 
Table 3.1. The overall gmT of this input stage is kept at constant within 
15% variation with the value 
I I f ^ (3.5) 
I" i p v^ +v^  
L o w V C M 0 4/对 
Intermediate VCM /对 /对 
High VCM 0 
Table 3.1: Summary of the tail currents over the common mode range 
3.2.1.2 gm controlled by square root current 
control 
In this design, the gm control is implemented by means of a square 
root circuit [15] [17]，as shown in Figure 3.2. The heart of this circuit is the 
translinear loop Me-Mg. Apply Kirchhoff s voltage law to the translinear 
loop 
If all the transistors are biased in strong inversion saturation region, then 
equation (3.6) can be simplified to equation (3.7) 
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V ^ + V ^ - V ^ + V ^ � 7) 
where it is assumed that Me-Mg are match(same W/L ratio). 
“VDD 
Vbl 十 f j J41ref 
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—— ^ • ~ Ms h S • r r 
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C | > f 丫 
Vss 
V 
Figure 3.2: Rail-to-rail input stage with gm controlled by a square root circuit 
The current through Ms is made equal to the tail current of the 
N-channel input pair. To achieve this, the current switch Ms together with 
a current source measure the tail current of the N-channel input pair, and 
feeds this via Mn into Ms. The translinear loop forces a current into Mg 
which obeys equation (3.7). This current is directed through the diode Mio， 
as a tail current into the P-channel input pair. 
The diode-connected transistor Mio functions as a current limiter. If 
the current through Mg is smaller than 4Iref，which is the case in the 
intermediate and upper part of the common mode input range，the current 
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limiter is not active and passes the current through M9 into the tail of the 
P-channel input pair. For low common mode input voltages, the tail 
current of the N-channel input pair, and therefore the current through Ms 
is smaller than its threshold voltage, and thus the current through Mg 
becomes larger than the desired value of 4Iref . As follows from equation 
(3.7), using this current as a tail current for P-channel input pair will 
result in a larger transconductance in the lower part of the common mode 
input range. To avoid this, the diode-connected transistor Mio limits the 
tail current of the P-channel input transistor to desired value of 4Iref . The 
transistor Mn is inserted for basing purposes only, it does not affect the gm 
control. Thus, the overall transconductance shown in equation (3.8) is 
ideally constant with only variation approximately 12% over the common 
mode input range. 
r ^ ~ I r ^ (3.8) 
SmT =2 ⑶ 似 — I r e f = 2 " 八 丁 I ref 
V Jn V 乂 L J p 
A drawback of the square root current control circuit is that is 
introduces several additional current paths between the supply rails, 
which considerably raise the power consumption of the input stage. 
3.2.1.3 gm controlled by using current switches 
only 
The gm control is implemented by four current switched Ms-Ms as 
shown in Figure 3.3 [18]. Since, the gm control consists of current switched 
only, it has a very good high-frequency reponse. 
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Figure 3.3: Rail-to-rail input stage with gm controlled by current switches only 
The current switches compare the common mode input voltage with 
their respective gate voltages. In the lower part of common mode input 
range, that is the V C M below Vss+Vbi, the current switches M T M S are 
switched off. As a consequence, the P-channel input pair is biased with a 
tail current of Iref. The N-channel current switches take away the tail 
current from the N-channel input pair, and thus the N-channel input pair 
is turned off at the lower part of the common mode input range. Similarly, 
it can be explained that for common mode input voltages above 
Vss+Vbi+Vb2, that the gm control regulates the tail current of the 
N-channel input pair at a value of Iref. For common mode voltages between 
the Vss+Vbi and Vss+Vbi+Vb2, the current switches take away part of the 
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current of both tail current source to control the gm of the rail-to-rail input 
stage. In order to obtain a constant gm over the whole common mode input 
range, the voltage source Vb2 and the current switches have to be 
dimensioned properly. 
For operating in strong inversion, the current switches and the input 
transistors should be dimensioned with the following W/L ratios 
( K ] (3.9) 
Jl _ \ ^ J 6 _ o 
) \ V ^ / 3 
where it is assumed that Ms-Me matches My-Ms. In the outer parts of the 
common mode input range when only one of the input pair is operating, 
the tail current of the actual active input pair is regulated at a value of Iref. 
In the intermediate part of the common mode input voltage range both 
current switches take away part of the tail current In and Ip. If the 
common mode input voltage is equal to the bias voltage of the gate 
voltages of the current switches，then the current through the switches is 
three times larger than the current through the input transistors. As a 
result, the tail current of the input pair equal 0 . 2 5 I r e f . Hence, the 
transconductance of the input stage has the same value as in other parts 
of the common mode input range. 
Thus, the overall transconductance shown in equation (3.10) has a 
maximum variations of approximately 17% over the entire common mode 
range. 
r r T Z T T " r T T Z T T " ⑶工。） 
SmT ~ -I P-n^ox "T" ^ ref ~ . ^ p^ ox ~T 丄 ref 
V V ^ Jn V �L J p 
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3.2.2 Rail-to-rail input stages with voltage-based 
Sim control 
Apart from keeping the sum of the square roots of the tail currents of 
the complementary input pairs constant, the gm of a rail-to-rail input 
stage can also be made constant by keeping the sum of the gate-source 
voltages of the input transistors constant, as the gm of an MOS transistor 
biased in strong inversion is proportional to its gate-source voltage. The 
overall transconductance gmT expressed in equation (3.2) can also 
expressed in voltage 
gmT =MnCox 7" ^gsn,eff + MpC^, "" V聯ff 
J n 乂 L J p 
where Vgs.eff is the effective gate-source voltage of an input transistor. 
FO + I L (3 .12 ) 
F = 丄 A / + / L ^ A 
i"C�J ' d ‘ W 
The parameter 0 models the effect of the gate electrical field, while ^ 
expresses the effect of the source-drain electrical field. Typical values o f © 
and ^ are 0.1 V ! and 0.3 |im/V，respectively [9]. Thus for a constant gm, the 
gate-source voltages of the input device have to obey 
V ^ +F ^ . (3.13) 
^ gsn,ejr T y sgp’eff ^ ref � , 
3.2.2.1 gm controlled by an ideal zener diode 
Figure 3.4 shows the implementation of a gm control using an ideal 
zener diode which complies with equation (3.13) [19][20]. In order to 
obtain a constant gm, the zener voltage has to have a constant value Vc 
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Figure 3.4: Rail-to-rail input stage with gm controlled by an zener diode 
In low or high common mode input voltages are applied，the voltage 
across the zener is smaller than Vc, and thus the current flowing through 
it is zero. As a consequence, the actual active input pair is biased with a 
tail current that is equal to 4Iref. In the intermediate part of the common 
mode input range, the zener keeps the sum of the gate-source voltages of 
the input pairs equal to the zener voltage, Vc. This results in a current 
through the zener of 3Iref, and thus both input pairs are biased with an 
effective tail current of Lef. The overall transconductance of the rail-to-rail 
stage with an ideal zener diode is given by 
g m = " C � ^ , = f ^ : (3.15) 
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3.2.2.2 gm controlled by two diodes 
Standard CMOS process does not support on-chip zener diode, 
especially when the voltage of zener diode has to match with the threshold 
voltage of the MOS transistor. To overcome this problem, zener diode is 
replaced by MOS diode as shown in Figure 3.5 [19] [20 . 
“VDD 
^ ^ I p =4Iref • 
Ml Ms M L Ml 
V- n n — ^in S v+ 
J M 4  
M口 L^ i 
I » ^ > 
M Jln = 4Iref 
+Vss 
Figure 3.5: Rail-to-rail input stage. The zener is implemented by means of two diodes. 
The zener diode is implemented by means of two complementary 
diode connected transistors, MsMe. In order to give the two diodes a zener 
voltage according to equation (3.14)，the W/L ratios of the diodes are made 
six times larger than that of the input transistors. In this way, the current 
through the diodes is equal to the desired value of 3Iref in the intermediate 
part of the input range. In the outer parts of the common mode input 
30 
Chapter 4 Proposed constant transconductance rail-to-r^iil input stage 
range, the voltage across the diodes is too small to allow a current flowing 
through them. The overall transconductance varies by about 23% over the 
common mode range 
The variation of the gm is present because the voltage across the two 
diodes, in contrast to a zener，depends on the current through them. 
3.2.2.3 gm controlled by an electronic zener 
The current dependency of the zener voltage can be decreased by 
putting more gain into the electronic zener. Figure 3.6 shows the 
implementation of such a zener [20]. Again, two complementary diode 
connected transistors, Ms and Me, determine the zener voltage. In order to 
obtain a zener voltage according to equation (3.14)，the W/L ratio of the 
diodes have to be equal to that of the input transistors, and Mio has to be 
eight times smaller than Mn. Transistor M12 drains away the current of 
Mio. If the zener is active, the control transistor Ms removes a part of the 
tail currents, such that the current through M? is equal to the constant 
current of Mie, which has a value of a O.SIref. This current also flows 
through the diode-connected transistors M5 and Me, because Me and M? 
have the same W/L ratios. As a result the voltage across the two 
complementary diodes, and therefore the sum of the gate-source voltages 
of the input transistors, will be constant. Transistor Mg limits the drain 
voltage of Mio. If the drain voltage of Mio exceeds a certain value, 
determined by Vb, Mg starts to conduct, and passes the current through 
Mio to tail of the N-channel input pair. The overall transconductance 
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varies about 8% over the common mode input range with value 
=⑷似 YKef = fMC^. j l e f (3.17) 
This variation is smaller compared to that of the input stage with two 
complementary diodes because the electronic zener has a higher internal 
gain. 
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Figure 3.6: Rail-to-rail input stage with gm control by an electronic zener 
3.3 Conclusion 
In this chapter, several techniques has been described to regulate the 
overall transconductance of a rail-to-rail input stage operating in strong 
inversion at a constant value. Basically there are two different methods to 
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control the transconductance of a rail-to-rail input stage. They control: the 
tail currents of the input pairs and the gate-source voltages of the input 
transistors. Table 3.2 summarizes the different properties of the input 
stage discussed before. 
I I I I I 
3TCM SRC CSO 2Diodes EZener 
Power Consumption 3 2 4 4 3 
\==4 gmT variations 15% 12% 17% 23% 8% — — — = ~ — — — = ~ 
Complexity 4 3 2 4 3 
5: excellent 4: good 3: average 2: poor 1: very poor 
Table 3.2: Summary on the properties of the different input stages 
3TCM : gm control by three times current mirrors 
SRC : gm control by a square root circuit 
CSO : gm control by current switches only 
2Diodes : gm control by two diodes 
EZener : gm control by an electronic zener 
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In the previous chapter, we have introduced different constant gmT 
rail-to-rail input stage architectures. Most of the existing architectures 
still have about 10% variation on the overall transconductance. It seems 
too much when compare with input stage operating in weak inversion 
which only has 5% variation on the overall transconductance. Therefore, 
we have proposed a new input stage so as to achieve a lower variation on 
the overall transconductance. 
In this thesis, we will focus on the architecture of square root current 
control. It is because it can directly implement the equation (3.2) to control 
the gmT, so we hope this may further decrease the variation on the gmT. 
Furthermore, this architecture is suitable for standard CMOS process. 
34 
Chapter 4 Proposed constant transconductance rail-to-rail input stage 
4.2 Principle of the conventional 
input stage 
4.2.1 Translinear circuit 
The square root current control circuit can be implemented by using a 
translinear circuit. The translinear (TL) circuit principle was originally 
formulated as a practical means of implementing nonlinear signal 
processing functions for bipolar analog circuit [21]. A CMOS equivalent 
translinear circuit with MOS operating in strong inversion [22] is shown 
below. 
Il � , l3 � , V l2 � f l4 
Ml M 3 M 2 M 4 
d S r ‘ 
Figure 4.1: Translinear circuit — square root current control 
The influence of the body effect can be significantly reduced if an 
up-down topology is used. A translinear circuit with such a topology which 
implements the square root current control is shown in Figure 4.1 [22]. 
The sources of Mi and M4 are connected clockwise, where the sources of 
M2 and Ms are connected counter clockwise. The body-effect is the same 
for each pair of transistors with their sources connected together. The 
source potential of Mi and M4，M2 and M3 are the same by connecting 
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them together, so 
厂 创 + 厂 . 3 = 厂 . 4 + 厂 ( 4 . 1 ) 
厂 树 + 厂 厂 . 3 + 厂 ( 4 . 2 ) 
If all transistors are biased in strong inversion saturation region, then 
ITT" [ 7 7 [ 7 7 [ 7 7 (4.3) 
(4.4) 
Equation (4.4) follows from equation (4.3) if all transistors are match. 
Then a square root current control circuit is made. 
4.3 Previous work 
4.3.1 Input bias circuit 
The circuit shown in Figure 4.1 is implemented by NMOS transistors 
which is not suitable for rail-to-rail input pairs. As a result, a constant-gm 
bias circuit of using both NMOS and PMOS is shown in Figure 4.2 [23 . 
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Figure 4.2: A constant-gm bias circuit using constant bias currents 
The current Ip being fed to the transistor M4 is the input to the bias 
circuit and In which is sourced by Me is the output. Transistors Mi through 
M4 from a circuit which maintains the relation between Ip and In for a 
constant gm. The drain current in M3 is In and this current is fed back into 
the source terminals of M2 and M3； a constant current Id+In is also fed into 
this terminal and thus the current in M2 is equal to Id. A constant current 
Ic is fed into a diode connected Mi, then since both Mi and M2 are carrying 
constant currents, their gate to source voltages are constant. This 
establishes a constant voltage node at the source terminal of M3. Since the 
source terminals of Mi and M4 are both ground, the following is always 
true. 
厂,Z 厂 厂 厂 ( 4 . 5 ) 
厂 厂 二 厂 厂 ( 4 . 6 ) 
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Assuming that all the transistors are operating in the strong inversion 
saturation region, equation (4.6) can be written as 
r r 177 [ 7 7 [ 7 " (4.7) 
Since the p-channel transistors M2 and M3 have the same source 
terminals, the body effect on these transistor should cancel to the first 
order, that is, we can assume Vtp2 = Vtp3. This is true for the n-channel 
transistors Mi and M4 and then Vtni = Vtiu is also assumed. Using these, 
equation (4.7) becomes 
[ 7 " I T T n r [77 (4.8) 
C I id _ In I P 
i ^ n 仏 2 一 仏 仏 
where the right hand side of the equation equal to gmT of the input 
differential pairs. 
+ ( 4 . 1 0 ) 
As a result, the gmT can be kept as constant when using 2 constant current 
source Ic and Id. 
4.3.2 Weak inversion operation 
So far all circuit designs are carried out assuming all the transistors 
are biased in strong inversion but in reality when Vgs < Vth the transistor 
simply leaves the strong inversion and enters the weak inversion region in 
which the relationship between the current and the voltages is shown in 
equation (4.11) [10], where n is the weak inversion slope factor. 
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t ^ L (4.11) 
When VCM becomes close to VDD, Ip that flows into M4 becomes very 
small and the assumption is only half true, i.e., it is still operating in 
saturation region, but it is no longer in the strong inversion. If Ip becomes 
zero, according to equation (4.7) Vgs4 is zero and is represented by Vtn4 
which is a constant; However, it was just shown that when the transistor 
is in weak inversion, Vgs decreases with Id according to equation (4.11). 
Since the sum of Vsgs and Vgs4 is guaranteed to be constant，when Vgs4 
becomes less than its intended value (Vtn4)，Vsgs becomes larger than its 
maximum intended value. This of course makes L and gmn larger than 
what they should be when Ip is very small and gmT is no longer constant. 
Figure 4.3 shows Vgs of M4 as a function of Vcm. It can be seen that as Vcm 
is increased, Vgs4 is reduced as a result of the decrease in Ip. When Vcm is 
about 0.64V, Vgs4 equal to Vtn4. when Vcm is increased further, Vgs4 does not 
remain at Vtn4 but it keeps decreasing. The effect of this is shown in 
Figure 4.4 and Figure 4.5. 
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Figure 4.3: Vgs4 as a function of Vcm, showing the effect of weak inversion 
The results show that L and gmn for Vcm > 0.9V (only the n-channel 
differential pair contributes to gmT) are significantly larger than those for 
Vcm < -0.9V (only the p-channel pair contributes to gmT). Note that in the 
simulation, Vgs4 converged to about 0.4V for large Vcm； however, in reality 
this value of gmn is also unpredictable. That is, this problem cannot be 
corrected by simply optimizing the transistor sizes, and it requires an 
additional circuit technique to be used. 
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Figure 4.4: Simulation results of the differential pair currents, showing the effect of weak 
inversion 
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Figure 4.5: Simulation results of the differential pair transconductance, showing the 
effect of weak inversion 
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One way to overcome the problem caused by the weak inversion 
region operation of M4 is to hard limit the value of In, just as Ip is limited to 
Iref. The circuit shown in Figure 4.6 [23] can solve the above problem by a 
current conveyer [24] consisting of Ms, M 9 ，M i o and Mii. The drain 
currents in Ms and M9 are the same because of the current mirror MioMii， 
which had identical source voltage. A constant current source Inmax control 
the maximum value of In even M4 go into the weak inversion region. 
“ Vdd I h 
^ ^ ^ Ic O Id+Inmax ^ ^ ^ ^ Inmax 
irn r^ � j ^ - i FTJ 
M l ————M2 Ms —I M9 M3 M4 
Id > ^ 、广 Inmax-In 
L__ __ l in 
V V Mio L Mi l V 
In V V C ~ � 
—I I - T r M 6 
m T ^ I —IMS lU：! 
V + Vss 去 
Figure 4.6: Input bias circuit overcome the weak inversion problem 
This input bias circuit can keep the overall transconductance constant 
by the following equations: 
厂创+厂厂浏=厂如+厂树+厂妒 (4.12) 
Equation (4.12) is the same as equation (4.5) because 
厂胁二厂妒 （4.13) 
The overall transconductance variation of using such a control circuit can 
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be less than 10% [23：. 
4.3.3 Power up problem 
A serious problem is observed from the simulation of the input bias 
circuit shown in Figure 4.6. The drain current flow in the current conveyer 
Ms to Mil is zero if the Vcm is 1.5V when the circuit is powered up. The 
simulation result is shown in Figure 4.7. The drain current remains at 
zero even the Vcm change from 1.5V to -1.5V. It is because the drain 
current of Mg should be equal to Inmax-In but if the Vcm is 1.5V during 
power up, the In reach it's maximum value Inmax and so the drain current 
of Me Id9 becomes zero. 
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21 1 1 1 1 1 1 1 1 1 12 
Vdd \ 
Vss , 
-2' 1 1 1 1 1 1 1 1 1 1-2 
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 
time /us ^ 
Figure 4.7: The drain current of Mg for the Vcm is 1.5V when power up 
The current conveyer is completely turned off and never being able to 
turn on again. The current conveyer can operate normally for Vcm equals 
to -1.5V when the circuit is powered up as indicated in the simulation 
result shown in Figure 4.8. 
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X 1 0 . 5 
2 I I I I I I I I I 12 
/ \ / ^ V c m 
Vss , 
-21 1 1 1 1 1 1 I I I 1.2 
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 
time /us ^ 
Figure 4.8: The drain current of Me for the Vcm is -1.5V when power up 
Note that if a very small part of Inmax connected to Mg and M3 flows into M9 
during power up. The circuit will operate properly. Thus, a method can 
solve the above problem by placing a switch M12 between the two nodes of 
the current conveyer as shown in Figure 4.9. 
45 
Chapter 4 Proposed constant transconductance rail-to-r^iil input stage 
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Id+Inmax 
二 C ^ M . � i p 
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p-J In 
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In V V C “ 
_ I M6 
、 n r^ Ms ^ 
M? ‘ 广 • 
^ V Vss V 
Figure 4.9: Constant-gm bias circuit with switch M12 added to prevent the power up 
problem 
The solution is to put a switch, which will turn on to short the two 
nodes Md2 and Mas during power up. Even though the NMOS switch M12 
does not turn on fully, its presence is sufficient to provide Ms to Mn with 
some current such that they are not completely and indefinitely turned off. 
The simulation result shown in Figure 4.10，which shows the current 
conveyer operate normally even with Vcm equals to 1.5V during powered 
up. 
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X 10.5 2 1 1 I I 1 1 1 I I 12 
Vss Z 
_ 2 I I I I I I I I I | _ 2 
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 
time /us ^ 
Figure 4.10: The drain current of Mg with switch M12 for the Vcm is 1.5V when power up 
4.4 Operational transconductance 
amplifier with proposed input 
biased stage 
4.4.1 Proposed input biased stage architecture 
A conventional architecture of a constant-gm rail-to-rail input stage 
which uses square root current control circuit is shown in Figure 4.11. The 
maximum value of the drain current of the P-channel input pair is limited 
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by a constant current source Ipmax. The current examined by the P-channel 
differential pair Ip will flow into a gm control circuit so as to generate a 
current In which satisfies the equation (4.10). Then this current In will 
flow into the N-channel differential pair. 
Current mirror  
in out 
Ipmax n ) H n 
P-diff. pair N-diff. pair 
办 2hi is  
� ‘Ip 







Figure 4.11: Block diagram of a conventional current control input bias stage 
From this architecture, only the drain current of N-channel pair In 
will depend on the drain current of P-channel pair Ip by equation (4.10) 
but Ip is totally independent of In. This may be the main reason that such a 
input stage still have about 10% variation on the overall transconductance. 
So a new architecture is proposed which is shown in Figure 4.12, such that 
In and Ip are dependent on each other. 
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Current mirror 
outi in out2 
” Ip 
� I p ” Ip ^ 
P-diff. pair 
gm control ^^ ^^^gm control . 
. . . . .‘1 N-diff. pair 
circuit 1 i circuit 2 . ^  
out in m  
Ipmax O ’ ' I n Inmax ^ ^ � ‘ I " ’ ' I " 
V V 
in outi out2 
Current mirror 
Figure 4.12: Proposed architecture of the input stage 
From this proposed architecture, two gm control circuits are used to 
achieve Ip and In depending on each other. Same as before, Ipmax is used to 
control the maximum value of Ip, the current Ip is used to generate the 
current In by gm control circuit 1 with the relationship shown in equation 
(4.10). The In generated by gm control circuit 1 is used to generate Ip by gm 
control circuit 2 with equation (4.10). Also, the maximum value of In is 
limited by a constant current source Inmax. Then the Ip will flow back into 
gm control circuit 1 to generate L again. By this feedback system, In and Ip 
are dependent on each other by equation (4.10). 
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4.4.2 Proposed input biased stage with 2 gm 
control circuits 
- VDD “ 
Mbs Mb6 
Mb7 II  
r - — — n 
S r^  vi o - j r \\—o V2 
Mbio Mbii ,, I L JI 
r_ n Mpi I—I—' Mp2 
“ i k Ipmax-Ip �f “ 
Id w  •—i 1—1 •—I ~ 1-4J  
Mbs Mb9 Mb4 
Mbi Mb2 I~<>——I I~\ n _ _ r Mb3 \ 
Mbl2 In�’ Ipmax+Id I I f 1 Ipmax v i / W r— Ma6 丁 
Vss 
V V V V 
“ “ VDD “ 
�） I c Inmax+Id ^ ^ Inmax ’ ‘ Ip 
1 Mas U Ma9 1 Ma4 ‘―I p—I 1—1 I~I L^  
Mai I  
Inmax-In “ 、广 
V ^ r-l 




+ Vss ^ 
Figure 4.13: The proposed input bias circuit with using 2 gm control circuit 
The input biased circuit used in this project is shown in Figure 4.13， 
the gm control circuit 1 consists of Mai to Mai2 and the gm control circuit 2 
consists of Mbi to Mbi2. The gm control circuit 1 is same as the one shown in 
50 
Chapter 4 Proposed constant transconductance rail-to-r^iil input stage 
Figure 4.9 which is discussed before. The gm control circuit 2 is similar to 
that of circuit 1 with swaping the position of nmos and pmos of circuit 1. 
The theory of gm control circuit 2 is similarly 
厂 - + 厂 树 2 + = 厂 — + 厂 - + ( 4 . 1 4 ) 
which is the same as equation (4.9). The transistors Mpi and Mp2 are used 
to copy the exact value of the drain current of the P-channel differential 
pair, because they have the same W/L ratio and gate voltage of that of the 
input pair. 
4.4.3 OTA with proposed input biased stage 
The full schematic diagram of the operational transconductance 
amplifier is shown in Figure 4.14 (the schematic diagram of the OTA with 
physical sizes is shown in appendix). The OTA can be split into three parts, 
the constant-gm control circuit shown in Figure 4.12，the rail-to-rail input 
differential pairs shown in Figure 2.8 and the self-biased folded-cascode 












J - " _ J 
• 1
 
^ • 一 















































































 ^ m 
2 
s 






































、 ： 一 
^ Z J
 ^ ^ H ^ h 








—r—^ s h !






























d j - l i d j
 
:
























n j n j
 r j













Chapter 4 Proposed constant transconductance rail-to-r^iil input stage 
The open-loop gain of the OTA is given by 
^^ = SmrK (4.15) 
where gmT is the total transconductance of the rail-to-rail input pairs, 
which is given by 
SmT - Smp Smn - Sm\ Sm3 ^ ^ 
and the R � i s the small signal resistance looking into the drain of Mio (Roio) 
and Mi2 (R012) which are given by 
Kw = gmloVolO (4.17) 
Ku = gmn^ oU^ oU (4.18) 
Then the equation (4.15) will become 
Ay ~ SmTiSmlO^oS^olO W Sm\2^o\2^o\A) (4.19) 
For a one-stage op amp, the unity-gin frequency is approximately [25: 
c o ^ k (4.20) 
C丨 
where Ci is the output loading capacitance. 
All the simulation results of the OTA with proposed input biased stage 
will be presented in next chapter. 
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Chapter 5 Simulation Results 
5.1 Introduction 
In this chapter, we will present the simulation results of the proposed 
op amp. All the simulation results, including transient and frequency 
characteristics, are simulated by HSPICE and SpertreS. 
5.2 DC bias simulation 
5.2.1 Total transconductance variation 
The aim of this project is to lower the variation of the total input 
transconductance of the input stage. From equation (3.2), the 
transconductance is highly dependent on the drain current of the input 
differential pairs. The simulation results of the drain current Ip and In are 
shown in Figure 5.1，from this one can see that the N-channel pair will not 
operate at low common mode voltage and P-channel pair will not operate 
at high common mode voltage. Which means the single stage OTA can 
handle rail-to-rail input signal. 
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Figure 5.1: The drain current of the input pairs over the common mode range 
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Figure 5.2: The transconductance of the input pairs over the common mode range 
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The simulation results of the N - c h a n n e l pair transconductance gmn, 
the P-channel pair transconductance gmp and the overall 
transconductance gmT are shown in Figure 5.2. The variation on the 
overall transconductance of the proposed architecture is only 5.9% which 
is given by 
g 丁 -g , (5.1) 
Variation 二 "^又 爪了 mk ^ ioO% 
^mT min 
There are two small peaks appear at the Vcm is about -0 .4V and 0.7V. We 
have assumed the input pairs are in strong inversion saturation region 
when we divided equation (4.3)，but this is not always true. In this case, 
the N-channel pair and P-channel pair are operated in strong inversion 
linear region when the Vcm is about -0.4V and 0.7V. The transconductance 
of the MOS in linear region is given by 
容 厂 入 （5.2) 
which no longer behave as square root of the drain current. Thus, the gm 
control circuit cannot keep the gmT constant by keeping constant of the 
sum of the square root of the drain current. 
5.2.2 Power consumption 
The root-mean-square current drawn from the power supply is found 
from the simulation to be about 0.253mA and thus the power consumption 
of the operational amplifier at a +/- 1.5V supply is only 0.76mW. 
5.3 AC simulation 
In this section, the frequency response of the proposed OTA will be 
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presented. As discussed in last chapter, the open-loop gain and other ac 
characteristics are highly dependent on the input transconductance, 
which means the variation on the gmT will affect the ac characteristics, or 
the ac characteristics is a function of the common mode range. 
5.3.1 Open-loop gain 
The simulation result of the frequency response with Vcm equal to OV 
is shown in Figure 5.3, which shows that the dc open-loop gain is 70dB 
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Figure 5.3: The frequency response of the OTA with Vcm equal to OV 
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Figure 5.4: The open-loop gain of the OTA over the common mode range 
The open-loop gain of the OTA as a function of common mode range is 
shown in Figure 5.4，we can see that the open-loop gain is almost constant 
(70dB) because of the small variation on the gmT (only 5.9%). The 
open-loop gain drops drastically for Vcm > I .IV and Vcm < -1.3V because 
the transistors of the folded-cascode stage (Figure 2.9) are pushed into the 
triode region. The reduce gain is caused by the reduction of output 
impedance at the linear region. So the open-loop gain drops when the 
output voltage is close to the two supply rails. 
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5.3.2 Gain-bandwidth product 
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Figure 5.5: The gain-bandwidth of the OTA over the common mode range 
The simulation result of the gain-bandwidth product over the common 
mode range is plotted in Figure 5.5. It shows that there is a variation 
about 6.3% on the gain-bandwidth product due to the variation on the gmT 
by equation (4.20). The minimum value of the gain-bandwidth product, 
which is equal to 1.7MHz，appears at the Vcm such that the gmT is 
minimum .The maximum value of the gain-bandwidth product is 1.8MHz 
which appears at the Vcm such that the gmT is maximum. 
5.3.3 Phase margin 
The simulation result of the phase margin of the OTA over the 
common mode input range is shown in Figure 5.6, which can be found that 
the phase margin is almost constant at about 89° over the common mode 
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range. This is because the OTA is a single stage amplifier, which has only 
one pole. 
100 
90 o • • 參 • • ~ • • • • 
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-1.5 -1 -0.5 0 0.5 1 1.5 
Vcm/V 
Figure 5.6: The phase margin of the OTA over the common mode range 
5.4 Transient simulation 
In this section, the transient response of the OTA, connected as a 
voltage follower configuration is presented. The aim is to concentrate on 
the performance of rail-to-rail signal. 
5.4.1 Voltage follower 
Figure 5.7 shows the simulation of the voltage follower with a IVp.p 
lOOkHz sine wave input signal. The relationship of the input voltage and 
output voltage is shown in Figure 5.8. The output voltage cannot reach the 
two supply rails. It is because the transistors in folded-cascode gain stage 
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are forced into the triode region. The output transistors require some 
finite biasing voltage (VDS) to operate. As a result, the output voltage 
cannot reach the two supply rails. 
0.5 口〜^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ™ ^、— ] 
/ \ / \ + V i n 
\ / \〜 
\ p/ \ 1 
-0.5 — — — — — ^ 丄 ― 一 
0 5 10 15 20 
time /us 
Figure 5.7: The transient response of the OTA in voltage follower configuration with a 
IVp-p lOOkHz sine wave 
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Figure 5.8: The input and output voltage characteristics of the voltage follower 
5.4.2 Total harmonic distortion 
The simulation result of the total harmonic distortion is shown in 
Figure 5.9. The result is come from Fourier Transform of the input and 
output signal of the voltage follower with an input signal of 0.2Vp-p 
lOOkHz sine wave. The upper one is the input signal and the lower one is 
the output signal. We can see that the noise floor of the output signal is 
approximately -lOOdB. At 200kHz (2nd harmonic), there is a relatively 
high spike of noise which is the second harmonic distortion. 
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Frequency Amplitude level 
lOOkHz (main tone) OdB 
200kHz (2nd harmonic) -74.3dB 
300kHz (3rd harmonic) -88.9dB 
Table 5.1: The harmonic distortion of the voltage follower 
The total harmonic distortion can be found by equation (2.28) with the 
data given in Table 5.1. It is found to be 0.0196%. 
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output signal 
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5.4.3 Step response 
In this section, the simulation results on the step response are 
presented. We can find out the overshoot and the slew rate of both 
rising and falling step from these simulations. The input step is a 
IVp-p pulse signal. 
The slew rate of the rising step can be found from Figure 5.10 
which shows the rising step response and it's value is 58.82V/|LIS. The 
slew rate of the falling step can be found from Figure 5.11 which 
shows the falling step response is 72.01V/|is. 
0.6 ————— 
0.4 _ , . 
0.2 _ / _ V i n 
S 0 1 1 1  I 
-0.2 - j 
-0.4 - f 
-0.6 L —————   
0 50 100 150 200 
time /ns 
Figure 5.10: The rising step response 
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Figure 5.11: The falling step response 
The simulation result of the overshoot is shown in Figure 5.12, which 
Overshoot 二 x 100% = 1.6% 
1 
二 _ f\ 
% 0.48 _ / ^ ^ 
I 0.46 — I 
0.44 - I 
0.42 -
OA ^ ‘ ‘ ‘ 
50 55 60 t. / 65 70 75 
time /ns 
Figure 5.12: The overshoot of the step response 
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5.5 Conclusion 
In this chapter, all the simulation results are presented. The single 
stage operational transconductance amplifier with the proposed 
architecture can achieve constant gm over the whole common mode range 
with only 5.9% variation. The AC and DC simulation results are 
summarized in Table 5.2. 
V D D = 1 . 5V Vss= -1 .5V CIOAD: lOpF 
Power consumption 0.76mW 
gmT variation 5.9% 
J  
DC open-loop gain (Vcm=OV) 70dB 
Phase margin 89° 
Slew rate (rise) 58,82V/iis 
Slew rate (fall) 70.01V/|LIS 
CMRR (Vcm=OV) 71.88dB 
= = — — — = 
Gain-bandwidth product (Vcm=OV) 1.72MHz — — — — — — — — = ~ — — — — — — — — 
Common mode input range Exceeds both supply rails - ••-__"_ — • - • 
Output swing Vss+0.2V, VDD-0.15 
DC offset <15|^V 
THD 0.0196% 
Overshoot 1.6% 
Table 5.2: Specifications of the single stage OTA with proposed architecture 
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6.1 Introduction 
In this project, all the circuits were fabricated with a 0.6|im CMOS 
process (AMS CMOS CUP 0.6|li). It is a 3 metal layers and 2 polysilicon 
layers process. The wafer cross-section diagram of this process is shown in 
Figure 6.1 [26]. 
N-MOS M^OS 
IIIIIIIIIIIIIIIL^^I 川 IIIIIIIIIIIII^^FMH^^ 
II I I I I I I I I I I I I ^ I I I M I I I 1 I } M I I I I I I I I I i I n I I I I 1 1 1 I I I 
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：：：：：二：：：：： ：：：：：：二：： _二二•DtifS二：二二二二-7二二二二顏二：.:-保1)抽：：二 
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- L — . 丄 」 ： 二 」 - - J . . 
P-Whl ^ W^WM J^ 
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Figure 6.1: Wafer cross-section diagram in AMS CMOS CUP 0.6)am Process 
6.2 Substrate tap 
p+ implant ^^ggggg^gj^  metal 1 
_ — 瞻 z I -
diffusion contact 
layer ~mm^m^y^ layer 
Figure 6.2: Layout of a substrate tape 
In the AMS CMOS 0.6 CUP technology, p-type wafer is provided and 
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the n-channel MOSFETs are fabricated directly on the p-type wafer. 
Substrate taps must be provided to connect the p-type substrate to the 
ground. 
6.3 Input protection circuitry 
For those input pads which are directly connected to the gates of 
transistors, ESD (Electrostatic discharge) must be included in these pads 
in order to avoid the destruction of transistors due to gate-oxide 
breakdown by static electrical charge. This could easily happen when the 
static charge stored in the gate capacitance of a transistor and hence the 
E-field generated exceeds some certain values. The oxide insulating 
properties break down and the transistor no longer functions properly. 
Figure 6.3: The physical layout of the I/O pad I0A5P 
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VDD A 
input ~ I ~ gate of a 
p a d I—I ^^  1—1 M O S F E T 
Vss I 
Figure 6.4: The schematic diagram of the I/O pad I0A5P 
The analog I/O pad I0A5P [27] is used in this project, the physical 
layout and the schematic diagram are shown in Figure 6.3 and Figure 6.4. 
I0A5P is an analog input/output pad cell with zero ohms series resistor 
and CLAMP diodes. The working principle of this circuit is very simple, 
the two diodes form alternate charge flow paths when a very large voltage 
is applied to the input pad. One of the diodes will forward bias to 
discharge the extra energy into ground or power supply. 
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6.4 Die micrographs of the OTA 
f M i ^ i ^ f i i l i i i i i P B i 麵 
邀臓_圓|||35® 
i U i k i l 画 H E I W ^ m . 
r . ‘ • 乂 Q g Q Q s ： 
Figure 6.5: Micrograph of the die 
Figure 6.5 shows the micrograph of the die, there are 5 circuits on the 
die and only two (the one at the top and on the left) are belonged to this 
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project. 
^ ^ f ^ ^ ^ ^ ^ ^ m m ^ ^ ^ ^ i ^ ^ ^；^、v . ; ; 
Figure 6.6: Micrograph of the OTA with ESD pad 
Figure 6.6 shows the micrograph of the OTA with the ESP I/O pads. 
Figure 6.7 shows the micrograph of only the OTA, the circuit area is 
212|iin X 120^m. 
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I : T i l i i u g 
Figure 6.7: Micrograph of the OTA 
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Chapter 7 Measurement Results 
7.1 Introduction 
In this chapter, we will present the measurement results of the new gm 
controlled OTA. All the equipment used in the experiment are shown in 
Table 7.1. 
Equipment Model 
DC power supply HP E3631A 
Multimeter HP 34410A 
Signal generator Rohde&Schwarz SMLOl 
Function generator Hameg HM8130 
Oscilloscope HP infinium oscilloscope (500MHz) 
Table 7.1: The equipment used in the experiment 
7.2 DC bias measurement results 
7.2.1 Total transconductance variation 
As we have discussed at earlier chapter, the transconductance is 
highly dependent on the drain current of the input differential pairs. The 
schematic diagram of measuring the drain current is shown in Figure 7.1. 
A multimeter HP 3 4 4 1 0 A with a sensitivity of 0.1|JA is used for this 
measurement. The measurement result is shown in Figure 7.2. 
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Figure 7.1: The schematic of measuring the drain current 
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Figure 7.2: The drain current of the input pairs over the common mode range 
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To measure the transconductance of a transistor, whose source 
terminal is connected to a fixed voltage, one can simply increment the gate 
voltage and observe the change in the drain current. That is, gm of the 
transistor at Vg = Vgo can be found by sweeping Vg from Vgo-AVg/2 to 
Vgo+AVg/2 and measuring Id at each Vg. Then, 
g = 严 " � ( 7 . 1 ) 
The measurement result of the transconductance is shown in Figure 7.3. 
The variation on the overall transconductance of the proposed 
architecture is 6.54%. The difference is caused by the resistance and bias 
current. 
120 -
- \ ^ 
I 80 - \ / 
灿 ^^ gmp 
40 - A . g m T 
2。_ \ 
-1.5 -1 -0.5 0 0.5 1 1.5 
Vcm/V 
Figure 7.3: The transconductance of the input pairs over the common mode range 
The comparison between the measurement and simulation results is 
shown in Figure 7.4. They got the same shape over the common mode 
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range, the only difference is the amplitude level of measurement is 
smaller. 
140 r —  
1 2 0 - . 丄 ， … 纖 
H 80 -
B —•—measurement 
60 - '看肩 simulation 
40 -
2 0 -
0 ‘ I ‘ I ‘ 
-1.5 -1 -0.5 0 0.5 1 1.5 
Vcm 
Figure 7.4: The results of the measurement and simulation on the gmT 
7.2.2 Power consumption 
The measured DC current is equal to 0.284mA at +/-1.5V supply, thus 
the power consumption of the operational amplifier at a +/- 1.5V supply is 
0.852mW. 
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7.3 AC measurement results 
7.3.1 Open-loop gain 
The open-loop gain is measured buy using the test circuit shown in 
Figure 7.5 [28]. In the test circuit, there is a buffer in the feedback loop. 
This extra buffer does provide the feedback signal，but the input signal 
can never pass through the buffer. 
Buffer 
r - < h " F i r ^ ^ ^ 
_ R i ^ ^ ^ Zib < A O 
^ � 卜 U V 
V R2卡 i m 
V V 
Figure 7.5: Test circuit for open-loop gain measurement 
The open-loop gain and the output impedance of the operational 
amplifier (A and Z)，the input impedance, the output impedance and the 
open-loop gain of the buffer are Zib, Zb and Ab. If we assume that (with an 
error of 1%) 
1. Ri > lOOZb 
2. Zib > lOOZb 
3. Zib > lOOZ 
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The following equation can be written: 
The maximum value of Ab/(1+Ab) is unity. For the worst case, 
f z^ ( Z Z ) (7.3) 
V ^ib J V Zib • J 
Assuming, 
乂 > 2 0 0 . ^ ^ C7.4) 
Zib . 
The transfer function between V � a n d V- is finally given by 
V�=-A.r— (7.5) 
The circuit board for this measurement is shown in Figure 7.6，the 
buffer used in the experiment is Intersil 3140E. The measurement result 
of the frequency response with Vcm equal to OV is shown in Figure 7.7， 
which shows that the open-loop gain is 65.4dB at lOHz with 
gain-bandwidth product 1.68MHz. 
-、：;養^ ^^  
Ik 乂 ,^ ^^^^^ 
Figure 7.6: The circuit board for the open-loop gain measurement 
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Figure 7.7: The frequency response of the OTA with Vcm equal to OV 
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Figure 7.8 ： The open-loop gain of the OTA over the common mode range 
The open-loop gain of the OTA over the common mode range is shown in 
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Figure 7.8，we can see that the open-loop gain is almost constant (65dB). 
The drop of the open-loop gain is mainly due to the drop of the overall 
transconductance. 
7.3.2 Gain-bandwidth product 
1.8 - — 
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Figure 7.9: The gain-bandwidth of the OTA over the common mode range 
The measured gain-bandwidth product over the common mode range 
is plotted is Figure 7.9. It shows that there is a variation about 6.9% on 
the gain-bandwidth product which the minimum value is 1.63MHz and 
the maximum value is 1.72MHz. 
7.3.5 Phase margin 
The phase margin can be calculated based on overshoot measurement [29] 
which will be shown in the next section. For phase margin calculations, 
use the following: 
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^ (7.6) 
Percentage Ovreshoot = e � 
( I i 1 (7.7) 
O^ 二 tan—i I  
The overshoot measured was 2.687% and § = 0.755, resulting in a 
measured phase margin of 67.89°. 
7.4 Transient measurement result 
7.4.1 Voltage follower 
The circuit board of the voltage follower is shown in Figure 7.10. The 
experimental setup for the measurement of the transient response is 
shown in Figure 7.11. 
^ ^ ^ 震 
Figure 7.10: The circuit board of the voltage follower 
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Figure 7.11: Experimental setup for the transient response 
Figure 7.12 shows the measurement result on the voltage follower 
with a O.SVp-p lOOkHz sine wave input signal. The relationship of the 
input voltage and output voltage is shown in Figure 7.13. 
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Figure 7.12: The transient response of the OTA in the voltage follower with a O.SVp.p 
lOOkHz sine wave 
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Figure 7.13: The input and output voltage characteristics of the voltage follower 
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Figure 7.14 shows the measurement result on the voltage follower 
with a 0.59Vp-p 1.68MHz sine wave input signal, which is the maximum 
operating frequency of the OTA, the output signal is 3dB less than the 
input signal which means the amplitude of the output is 0.707 of the 
input. 
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Figure 7.14: The transient response of the OTA in the voltage follower with a 0.59Vp-p 
1.68MHz sine wave 
7.4.2 Total harmonic distortion 
The measured total harmonic distortion is shown in Figure 7.15. The 
result is come from the function of Fourier Transform given by HP 
infinium oscilloscope (500MHz) on an input signal of 0.2Vp-p and lOOkHz 
sine wave. 
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h I 1  I  
Frequency Amplitude level 
Input Output — ~ — — ~ = = — — — ~ = = — = — — — — ~ = 
lOOkHz (main tone) -11.58 -11.67 
200kHz (2nd harmonic) -53.41 -53.21 
300kHz (3rd harmonic) -56.22 -55.82 
Table 7.2: The harmonic distortion of the voltage follower 
The total harmonic distortion can be found by equation (2.28) with the 
data given in Table 7.2. It is found to be 0.033% 
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Figure 7.15: The measurement result of total harmonic distortion with a input 0.2Vp-p 
lOOkHz sine wave 
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7.4.3 Step response 
The measurement result of the overshoot is shown in Figure 7.16，the 
step input is a IVp.p (-0.5V to 0.5V) pulse signal. The maximum output is 
0.52687V, thus, the overshoot is found to be 2.687%. The slew rate of the 
rising step is 20.5V/|is and the slew rate of the falling step is 26V/)lis. This 
shows a large difference between the simulation result and measurement 
result. It is because the input impedance of the oscilloscope is 9pF and the 
bond pad gives IpF more, so the loading capacitance of the voltage 
follower is lOpF which limits the slew rate. Table 7.3 shows the slew rate 
comparison between the simulation and measurement result with a lOpF 
load. 
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Figure 7.16: The overshoot of the step response 
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Simulation Measurement — = = — = === “ ~ 
Slew rate (rise) 22V/|LIS 20.5V/j is 
Slew rate (fall) SSV/^is 26V/|is 
Table 7.3: The slew rate comparison between simulation and measurement both with a 
lOpF load 
7.5 Conclusion 
In this chapter, all the measurement results are presented. The single 
stage operational transconductance amplifier with the proposed 
architecture can achieve constant-gm over the whole common mode range 
with only 6.54% variation. To summarize, AC simulation results along 
with DC characteristics are shown in Table 7.4. 
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V D D = 1.5V Vss 二 -1.5V Ci�ad= lOpF Rioad = lOMQ 
Power consumption 0.85mW 
gmT variation 6.54% 
DC open-loop gain (Vcm=OV) 65.4dB 
Phase margin 67.89° 
Slew rate (rise) 20.5V/jas 
Slew rate (fall) 26V/|as 
CMRR (Vcm=OV) 66.4dB 
Gain-bandwidth product (Vcm=OV) 1.68MHz 
Common mode input range Exceeds both supply rails _ = — — — — — — — — = — ~ = 
Output swing Vss+0.19V, VDD-0.2 
DC offset <2mV 
THD 0.033% 
Overshoot 2.687% 
Table 7.4: Specifications of the single stage OTA with proposed architecture 
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Chapter 8 Conclusion 
8.1 Contribution 
This thesis presents the design of a single stage operational 
transconductance amplifier with a rail-to-rail constant transconductance 
input stage. A new constant-gm bias circuit architecture is proposed and 
successfully implemented. It is fabricated in low-cost commercial CMOS 
0.6|am process. We have found that the measurement results show good 
conformity with the simulation results. The OTA is designed to work at a 
3V supply voltage. 
The proposed architecture can achieve a constant overall 
transconductance over the whole common mode range with only 6.54% 
variation. It is much lower than those which operated in strong inversion 
and published before (about 10%). The total harmonic distortion is only 
0.033% which is smaller than the conventional architecture [23] which is 
0.047%. 
The circuit area is only 212|Lim x 120|Lim and the power consumption is 
only 0.85mW. Even this is just a single stage OTA but we still can achieve 
an open-loop gain of 65.8dB at such a low power consumption level. 
We have designed a new architecture of the input bias circuit for the 
rail-to-rail constant-gm input stage OTA, which have compatible or better 
performance than other published bias circuit. 
90 
Chapter 8 Conclusion 
8.2 Further development 
Since only one stage of OTA is designed and a folded-cascode gain 
stage is used which is suitable for capacitive loading only but not for 
resistive loading. If a resistive loading is preferred, then multi-stage may 
be needed, for example, a buffer may need to be added or a gain stage may 
be added so as to increase the overall gain. Moreover, the gain-bandwidth 
product is not large enough. It is because the GB is limited by the loading 
capacitance which is fixed by the bond pad capacitance and the input 
impedance of the equipment. 
Furthermore, there is still a variation of about 6.54% on the gmT over 
the common mode range. This is come from the assumption of the input 
pairs are either operated in strong inversion saturation region or turned 
off. But there is one more region that the input pair may operate which is 
strong inversion linear region, in such region gm is not simply relate to the 
square root of the drain current. So a control circuit may be added such 
that it control the gm of the transistors operated in linear region to be 
constant and a switch can be used to select the active control circuit. 
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Figure 9.1: Micrograph of the chip with bonding wires 
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